← Work

AstroTinker Bot

An FPGA-driven miniature robot built for e-Yantra, from RISC CPU up to path planning.

Period
September 2023 – January 2024
Kind
hackathon
Stack
Verilog HDL, C, DE0-Nano FPGA

Built for eYRC 2023–24, the e-Yantra robotics competition at IIT Bombay.

  • Verilog from the ground up: a ripple carry adder, an FSM-based sequence detector, a UART transmitter and receiver, and a RISC CPU.
  • Integrated the whole stack with infrared sensors on a DE0-Nano FPGA board.
  • A C path-planning algorithm capable of routing between two arbitrary specified points, driving drag-and-drop behaviour.